

### Automatically Generation of N-bit Logic Circuit Components in Extended LOTOS from High-Level Functional Programming Language: HDCaml

**Graduate School of Science and Technology, Shinsu University** 

09TA684A Pratima K. Shah

## Outline

- Background and Purpose
- **Workflow Diagram from HDCaml to LOTOS**
- **DILL Digital Logic Circuit Library**
- Formal Description Language and High-level Language
- **Example of HDCaml code and Generated LOTOS code**
- Case Study
- Conclusion and Future Task

## **Background and Purpose**

# Background

HDL (Hardware Description Language) and Formal Verification

- Formal Description Technique
  - $\rightarrow$  LOTOS
  - $\rightarrow$  E-LOTOS
  - → DILL (Digital Logic in LOTOS)
- High-Level Language
  - → HDCaml
  - → Ocaml (Objective Caml)
- Code Generation
  - → Technique to generate target code from source code for hardware implementation and verification

## **Purpose of the study**

- 1. To extend the HDL code generator module to map DILL library component in order to generate the Formal Specification Code for Hardware implementation and Formal verification.
- 2. Code generation reduces the coding cost and time.
- 3. To apply DILL Data types for the purpose to split and concat the BitArray (Bus) into an individual Bit (Wire) and vice versa in the generated code during model checking.

## work-flow diagram From HDCaml to LOTOS



#### Work flow diagram from HDCaml to LOTOS code

- The HDCaml library archive and the circuit description code are compiled and the LOTOS code is generated.
- The generated LOTOS code is used for the verification of the system by CADP Toolbox.
- CADP is a popular Toolbox developed by the VASY team at INRIA.

# **DILL (Digital Logic in LOTOS)**

- Library of Specification
   Description Language
   (J. K Turner/ 1999)
- Here circuit is described by m4 macro language
- Basic elementary elements are AND, OR and Not gate.
- Features of Black box and White box.

Component	White box	Black box
encoder/decoder	0	0
comparator	0	0
parity checker	0	0
Mux/ demux	0	0
latch	0	0
flipflop	0	0
counter	0	×
register	0	×
memory	0	×

# Macros for describing circuits in DILL

### **MWire and MComp**

MComp - reproduction of circuit component

MWire - reproduction of connected wire.

example:

"Register\_N\_Decl" defines N-bit register in DILL Library :

MWire(BIT\_W,`D')

MWire(BIT\_W, `Q, Qbar')

MComp(BIT\_W ,Clk=, `DFlipFlop [D, Clk=, Q, Qbar]')



# **MBus (Bus containing Group of Wires )**

- But, in the digital circuits it is quite usual that some related signals are regarded as a whole.
- For example, in a computer system a group of 16-bit data signals could be seen as one signal carried by a data bus.

Using the term from computer hardware, we refer to a wire carrying the multi-bit signal as a *bus*.

For this, we wrote another macro definition named MBus which is supported by the m4 macro library, being ultimately translated into a support  $\overline{a}$  specification as





## **DILL Data Type Bitarray operator**

### **Bitarray operator**

# concates a bit array and bit, or a bit and a bit array to form new bit array ## concates two bitarrays to form a new bitarray

. Gets the value of a particular bit from a bitarray.

```
..... process Register_4Aux[D_4, Clk, Q_4] (dtD_4 : BitArray, dtClk : Bit, dtQ_4 : BitArray) noexit :=
    (D_4 ? dtD_4 : BitArray;
    Register_4Aux[D_4, Clk, Q_4] (dtD_4, dtClk, dtQ_4)
[] Clk ? newdtClk : Bit;
    ([(dtClk ne 0 of Bit) or (newdtClk ne 1 of Bit)] ->
    Register_4Aux[D_4, Clk, Q_4] (dtD_4, dtClk, dtQ_4)
[]
    [(dtClk eq 0 of Bit) or (newdtClk eq 1 of Bit)] ->
    (Let dtD_4 : BitArray = Bit (dtD_4.3)#(dtD_4.2)#(dtD_4.1)#(dtD_4.0) in
    Register_4Aux[D_4, Clk, Q_4] (dtD_4, dtClk, dtQ_4) )
[]
    Q_4 ! dtQ_4;
    (Let dtQ_4 : BitArray=(((Bit (1)#1)#0)#0) in
    Register_4Aux[D_4, Clk, Q_4] (dtD_4, dtClk, dtQ_4))))......
```

# High-level Language: HDCaml

- High-level language, HDCaml is a functional language for generic hardware description at RTL (Register Transfer Level). This HDL is embedded in the functional Objective Caml (OCaml) language that contains a code generator for existing HDLs
- HDCaml is an open source.
- Output : verilog, VHDL netlist, System C, etc.
- Circuit Types
- $\rightarrow$  type signal = Circuit.signal

Signals represent bit vectors.

 $\rightarrow$  type circuit = Circuit.circuit

A circuit is a completed circuit design.

Example of HDCaml is shown in slide no. 14

# **Internal Circuit Representation**

In HDCaml, to interpret the described logic circuit composition, and to use it for the output generator function to generate output code , the data type ie. Circuit data type is defined.

type circuit = Circuit of id \* string \* circuit list \* signal list \* sink list and signal = Signal input of id \* string \* width | Signal\_signal of id \* string \* width \* signal ref | Signal const of id \* string | Signal empty of id | Signal select of id \* int \* int \* signal | Signal concat of id \* signal \* signal | Signal not of id \* signal | Signal and of id \* signal \* signal of id \* signal \* signal | Signal xor | Signal\_or of id \* signal \* signal of id \* signal \* signal Signal eq | Signal It of id \* signal \* signal | Signal add of id \* signal \* signal Signal sub of id \* signal \* signal | Signal mul u of id \* signal \* signal | Signal mul s of id \* signal \* signal | Signal mux of id \* signal \* signal \* signal | Signal\_reg of id \* signal \* signal ;;

### Simple Example of Generated LOTOS Code from HDCaml



#### Work flow diagram from HDCaml to LOTOS code

- Pink one is the HDCaml code
- Green one is the generated LOTOS code

### **Example of HDCaml and generated LOTOS code**



Output #1. Circuit connection of addition of 2 nput
 #2. HDCaml code of the circuit connection
 #3. Generated LOTOS code from HDCaml

specification reg_module [reset, clock, A, B, enable, output]: noexit library OpenDill endlib
Denaviour
reg_module [reset, clock, A, B, enable, output]
Where
process reg_module [A, B, enable, output] :
noexit :=
hide output, n_13 in
Register_4 [enable, n_13, output]
[n_13]
FullAdder_4 [A, B, n_13]
endproc
endspec

### Peculiar problem to LOTOS code generation

### **1. Definition of internal connected line**

If the circuit is connected to the multiple devices (sub circuit) within it, it is necessary to describe the internal signal/wire connecting the sub circuit.

### 2. Correspondence to RTL description

In HDCaml, the number of bits (BitWidth/BitArray) can be freely defined, because of rich in different operators. However, it is difficult to directly generate code of N-bit in LOTOS.

### 3. Process synchronization

In HDCaml, there is no clear process synchronization, as circuit described here is at RTL level, where as in the process definition by LOTOS, each operation process should describe the synchronizing gate specifying it.

For example, ...

output = 
$$((A \& : B) | : C)$$

..... hide signal And2[A, B, signal] [[signal]] Or2 [C, signal, output].....

By extending the  $\mathrm{HDL}$  code generator module and solving all these three problems step by step, it was possible to generate the N-bit components in E-LOTOS code from highlevel HDCaml.

# Case Study 1

### HDCaml Code of cell module



Each Internal composition is described as function



### **Generation of Internal connected line in LOTOS**

let x1 = signal "x1" xin\_width in x1 <== "x1\_reg" - enable x0; let x2 = signal "x2" xin\_width in x2 <== "x2\_reg" - reg enable x1; let x3 = signal "x3" xin\_width in x3 <== "x3\_reg" - reg enable x2;</pre>

.....

let y2 = signal "y2" yin\_width in y2 <== (cell\_module enable y3 x2 coeff3(\*+));</pre>

let y1 = signal "y1" yin\_width in y1 <== (cell\_module enable y2 x1 coeff( \*+ ));</pre> Definition of internal connected line
 in a circuit is generated in between
 hide ~ in



hide y1, n\_34, n\_33, y1\_reg, y2, n\_30, n\_29, y2\_reg, n\_25, n\_24, x2, x3\_reg, x1, x2\_reg, x1\_reg in

Each wires behaves as a BUS

### **Generation of Bit Operation in LOTOS Code**

 Correspondence to RTL circuit description , LOTOS is described by Bit operation

```
hide (*internal bus*) in
((\text{Register 4 [enable, n 34, y0]}) | [enable, n 34] |
 ((FullAdder 4 [y1, n 33, n 34]) |[n 33]|
   ((Multiplier 2 4 [x0, w3, n 33]) |[x0]|
    ((Register 4 [enable, n 30, y1 reg]) [[enable, n 30]]
    ((FullAdder 4 [y2, n 29, n 30]) [[n 29]]
     ((Multiplier 2 4 [x1, w2, n 29]) |[x1]|
      ((Register 4 [enable, n 25, y2 reg]) [[enable, n 25]]
       ((FullAdder_4 [zero, n_24, n_25]) |[n_24]|
        ((Multiplier 2 4[x2, w1, n 24]) |[x2]|
         ((Register 2 [enable, x2, x3 reg]) [[enable]]
          ((Register_2 [enable, x1, x2_reg]) |[enable]|
           (Register 2 [enable, x0, x1 reg])
```

Bit Operation module use definition of DILL



### **Generation of Process synchronization in LOTOS**

```
hide (*internal bus*) in
((Register 4 [enable, n 34, y0]) [enable, n 34]
((FullAdder_4 [y1, n_33, n_34]) |[n_33]|
  ((Multiplier 2 4 [x0, w3, n 33]) [x0]
   ((Register 4 [enable, n 30, y1 reg]) [[enable, n 30]]
   ((FullAdder 4 [y2, n 29, n 30]) [[n 29]]
    ((Multiplier 2_4 [x1, w2, n_29]) [[x1]]
    ((Register 4 [enable, n 25, y2 reg]) [[enable, n 25]]
    ((FullAdder_4 [zero, n_24, n_25]) [n_24]
       ((Multiplier 2 4[x2, w1, n 24]) |[x2]|
       ((Register 2 [enable, x2, x3 reg]) [enable]
        ((Register_2 [enable, x1, x2_reg]) [[enable]]
         (Register 2 [enable, x0, x1 reg])
```

- There must be synchronization wire in between two processes in case of LOTOS.
- The synchronization line does not appear clearly in case of HDCaml.
- Here each wires
   behaves as a Bus
   instead of behaving as
   like a single wire.

Generated LOTOS code output showing Internal Composition, RTL description, and Process synchronization

```
process cell module [w3, w2, w1, zero, x0, enable, y0] : noexit :=
    hide y1, n_34, n_33, y1_reg, y2, n_30, n_29, y2_reg, n_25, n_24, x2, x3_reg, x1, x2_reg,
x1 reg in
    ((Register 4 [enable, n 34, y0]) | [enable, n 34] |
                                                                       1. Green color shows
      ((FullAdder 4 [y1, n 33, n 34]) [[n 33]]
                                                                       Global input.
      ((Multiplier_2_4 [x0, w3, n_33]) |[x0]|
        ((Register 4 [enable, n 30, y1 reg]) [[enable, n 30]]
                                                                       2. Blue color shows
          ((FullAdder 4 [y2, n 29, n 30]) [[n 29]]
                                                                       internal connected
             ((Multiplier 2 4 [x1, w2, n 29]) [[x1]]
                                                                       wire.
              ((Register 4 [enable, n 25, y2 reg]) [[enable, n 25]]
               ((FullAdder 4 [zero, n 24, n 25]) [[n 24]]
                                                                       3. Red color shows
                 ((Multiplier 2 4[x2, w1, n 24]) [[x2]]
                    ((Register 2 [enable, x2, x3 reg]) [[enable]]
                                                                       Global output.
                      ((Register_2 [enable, x1, x2_reg]) |[enable]|
                          (Register 2 [enable, x0, x1 reg])
                         )))))))))))))))
 endproc
```

### **Structural and Behavioral Expression of circuit**

- In this study, the structural specification of the circuit design has generated from high-level hardware description language HDCaml
- Every model has structural (Connection between component and wire) and behavioral specification (what happens between the inputs and outputs).
- The BB behavioral specification of the generated components (Register, Multiplier, and Adders) is coded by hand into the generated LOTOS file to test whether the automatically generated code works correctly within the specification.



### **BB** Behavioral Expression Register component

```
process Register 4[D 4, Clk, Q 4] : noexit :=
    Register_4Aux[D_4, Clk, Q_4]
    (Bit (X)#X#X#X, (* dtD_4.(0..3) : 4Bit*)
X of Bit, (* dtClk : 1Bit*)
     Bit (X)#X#X#X (*dtQ_4.(0..3) :4Bit *)
where
 process Register 4Aux[D 4, Clk, Q 4] (dtD 4 : BitArray, dtClk : Bit, dtQ 4 : BitArray) noexit :=
    (D 4? dtD 4: BitArray;
    Register 4Aux[D_4, Clk, Q_4] (dtD_4, dtClk, dtQ_4)
 [] Clk ? newdtClk : Bit:
      ( [(dtClk ne 0 of Bit) or (newdtClk ne 1 of Bit)] \rightarrow
       Register 4Aux[D 4, Clk, O 4] (dtD 4, dtClk, dtO 4)
 []
      [(dtClk eq 0 of Bit) or (newdtClk eq 1 of Bit)] ->
      (Let dtD 4 : BitArray = Bit (dtD 4.3)#(dtD 4.2)#(dtD 4.1)#(dtD 4.0) in
       Register 4Aux[D 4, Clk, Q 4] (dtD 4, dtClk, dtQ 4))
 []
    O 4 ! dtO 4;
     (Let dtQ 4 : BitArray=(((Bit (1)\#1)\#0)\#0) in
       Register 4Aux[D 4, Clk, Q 4] (dtD 4, dtClk, dtQ 4))))
```

### **BB** Behavioral Expression of Multiplier component

```
process Multiplier 2 4[a 2, b 2, c 4] : noexit :=
    Multiplier 2 4Aux[a 2, b 2, c 4]
    (Bit (X)#X, (* dta_2.(0..1) : 2Bit*)
Bit (X)#X, (* dtb_2.(0..1) : 2Bit*)
     Bit (X)#X#X#X (* dtc_4.(0..3) :4Bit *)
where
process Multiplier 2 4Aux[a 2, b 2, c 4] (dta 2 : BitArray, dtb 2 : BitArray, dtc 4 : BitArray) : noexit :=
  (a 2? dta 2: BitArray;
  Multiplier 2 4Aux[a 2, b 2, c 4] (dta 2, dtb 2, dtc 4)
 []
  b 2?dtb 2:BitArray;
  Multiplier 2 4Aux[a 2, b 2, c 4] (dta 2, dtb 2, dtc 4))
[]
  (c 4 ! dtc 4;
    (Let dtc 4 : BitArray = (((Bit (1)#1)#0#0) mul (((Bit (1)#1)#1)#1) in
     Multiplier 2 4Aux[a 2, b 2, c 4] (dta 2, dtb 2, dtc 4)))
```

### **BB** Behavioral Expression of Full Adder component

```
process FullAdder 4[A 4, b 4, O 4] : noexit :=
      FullAdder_4Aux[A_4, B_4, O_4]
      (Bit (X)#X#X#X, (* dtA_4.(0..3) : 4Bit*)
      Bit (X)#X#X#X, (* dtB_4.(0..3) : 4Bit*)
      Bit (X)#X#X#X (* dtO_4.(0..3) :4Bit *)
 where
 process FullAdder_4Aux[A_4, B_4, O_4] (dtA_4 : BitArray, dtB_4 : BitArray, dtO_4 :
BitArray) : noexit :=
   (A 4? dtA 4: BitArray;
    FullAdder 4Aux[A 4, B 4, O 4] (dtA 2, dtB 4, dtO 4)
  []
    B 4?dtB 4:BitArray;
    FullAdder 4Aux[A 4, B 4, O 4] (dtA 4, dtB 4, dtO 4))
  []
    (0 4 ! dt0 4;
      (\text{let dtO } 4 : \text{BitArray} = (((\text{Bit } (1)\#1)\#0\#0) \text{ Add } (((\text{Bit } (1)\#1)\#1)\#1) \text{ in }))
      FullAdder_4Aux[A_4, B_4, O_4] (dtA_4, dtB_4, dtO_4)))
```

# **Generated Structural LOTOS Code + Added Behavioral LOTOS code**



### **Verification of Generated LOTOS Code**

			admii	n@loc	alhost:	~/new	hdcan	nl/wo	rk/add	er			_ 8
<u>F</u> ile	<u>E</u> dit	View	Terminal	Ta <u>b</u> s	<u>H</u> elp								
[adm [adm c	in@lo in@lo aesa	calho calho .adt	ost cellmo ost cellmo 5.2 H.	dule] dule] Gara	\$ \$ caesa avel, R.	ar.adt . Mate	-for escu,	ce ce M. S	ll_add ighire	l.loto anu &	s Ph.	Turlie	er
aes	ar.ac	it: sv	ntax anal	vsis	of ``ce	ell ad	ld''						
caes	ar.ac	it: se	mantic an	alvsi	s of ``	cell	add''						
caes	ar.ad	it:	- proces	ses b	inding	-	-						
caes	ar.ad	it:	- gates	bindi	.ng								
caes	ar.ad	it:	- types	bindi	ng								
caes	ar.ad	lt:	- signat	ure a	inalysis	5							
caes	ar.ad	it:	- sorts	bindi	ng								
caes	ar.ad	lt:	- variab	les b	inding								
caes	ar.ad	it:	- operat	ions	binding	]							
caes	ar.ad	it:	- functi	onali	ty anal	lysis							
caes	ar.ad	lt: in	terface o	of ``c	ell_add	1''							
caes	ar.ad	dt: ve	rificatio	n of	``cell_	add''							
caes	ar.ad	lt: ty	pe survey	of`	`cell_a	add''							
caes	ar.ad	lt: co	mpilation	of`	`cell_a	add''							
caes	ar.ad	lt: op	otimizatio	n of	``cell_	_add''							
caes	ar.ad	it: C	translati	on of	``cell	l_add'	1						
caes	ar.ad	it: in	dentation	of `	`cell_a	add''							
[adm	in@lo	calho	st cellmo	dule]	\$								
adm	in@lo	calho	st cellmo	dulel	\$								

The N-Bit Generated LOTOS code from HDCaml and added behavioral code was verified.

## Case Study 2

### **4\*4 Multiplier Circuit**



N\*N Circuit connection diagram of parallel multiplier

### **HDCaml and Generated LOTOS code of Multiplier circuit**

```
let multiplier x l y l =
                                                               .....(Xor2 [n 39, n 45, output 1] [[n 39, n 45]]
                                                                    (Xor2 [n 37, n 27, n 45] [[n 37, n 27]]
. . .
let rec x loop x l y p l c l =
                                                                    (Or2 [n 43, n 40, n 44] [[n 43, n 40]]
match x 1 with
                                                                    (Or2 [n 42, n 41, n 43] [[n 42, n 41]]
|[] -> [zero 1],[]
                                                                   (And2 [n 39, n 37, n 42] [[n 39, n 37]]
| x::x r \rightarrow let bit mul = x \&: y in
                                                                   (And2 [n 37, n 27, n 41] [[n 37, n 27]]
    let p out,c out= full adder bit mul
                                                                   (And2 [n 27, n 39, n 40] [[n 27, n 39]]
                  (List.hdp l) (List.hdc l) in
                                                                   (And2 [a1, b2, n 39] [[a1]]
   let p r,c r = x loopx ry (List.tlp l) (List.tlc l) in
                                                                   (Xor2 [n 30, n 36, n 37] [[n 30, n 36]]
                 p out::p r,c out::c r
                                                                   (Xor2 [n 20, n 18, n 36] [[n 20, n 18]]
   in
                                                                    (Or2 [n 34, n 31, n 35] [[n 34, n 31]]
let rec y loop x 1 y 1 p 1 c 1 =
                                                                    (Or2 [n 33, n 32, n 34] [[n 33, n 32]]
   match y 1 with
                                                                   (And2 [n 30, n 20, n 33] [[n 30, n 20]]
     |[] -> ripple adderp lc l(zero 1)
                                                                   (And2 [n 20, n 18, n 32] |[n 18]|
     | v∷v r->
                                                                   (And2 [n 18, n 30, n 31] [[n 30]]
        let p new, c new= x loop x l y p lc l in
                                                                   (And2 [a2, b1, n_30] [[b1]]
        (List.hdp new)
                                                                   (Xor2 [n 22, n 28, output 0] |[n 22, n 28]|
        ::(v loopx ly r(List.tlp new) c new)
                                                                   (Xor2 [n 21, n 19, n 28] [[n 21, n 19]]
in
                                                                   (Or2 [n 26, n 23, n 27] [[n 26, n 23]]
y loopx ly l(ini listx len) (ini listx len)
                                                                   (Or2 [n 25, n 24, n 26] [[n 25, n 24]]
                                                                   (And2 [n_22, n_21, n_25] [[n_22, n_21]]
,,
                                                                   (And2 [n 21, n 19, n 24] [[n 19]]
```

(And2 [n 19, n 22, n 23] [[n 22]]

And2 [a1, b1, n 22]...

# Conclusion

LOTOS Code Generation from HDCaml

- → The technique was examined about the procedure for generating the LOTOS code of N-bit from the circuit description in HDCaml.
- → The LOTOS code generator module was extended that solved the problems of internal connected line, Bit operation, and process synchronization by mapping to DILL library.
  - ➡ Finally N-bit structural specification of LOTOS code was successfully generated from High-Level HDCaml code.
- Behavioural Specification of the generated DILL library components is coded by hand to verify the generated LOTOS structural specification Code.

### **Future Tasks**

- There is incompleteness for solving the problem of connecting wire in repeated structures of N-Bit DILL components, for instance MComp(Count, Connecting Wire, Component) produces multiple instances of the component process, so there must be some connection line in between the components processes which is not shown in this research.
- We also need some improvement for the automatic generation of the behaviour expression of the generated DILL library components for N-bit.

### References

- ISO/IEC 8807: "Information Processing System, Open Systems Interconnection, LOTOS – A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour," 1989
- T. Hawkins : HDCaml : <u>http://www.confluent.org/wiki/doku.php/hdcaml</u>.
- INRIA, France : Objective Caml : <u>http://caml.inria.fr/</u>
- J.He, K.J.Turner, "Extended DILL: Digital Logic in LOTOS," Technical Report CSM-142, University of Stirling, 1999.
- Karl Flicker : HDCaml improvements :http://karl-flicker.at/hdcaml/
- C. A. R. Hoare: "Communicating sequential processes", Communications of the ACM, Volume 21, No.8 pp.666-677, 1978.

### References

- CADP (Caesar/Aldebaran Development Package), A Software Engineering Toolbox for Protocols and Distributed Systems, INRIA/VASY, France, <u>http://www.inrialpes.fr/vasy/cadp/</u>
- ISO/IEC15437: "Enhancements to LOTOS (E-LOTOS)," 2001
- H. Ehrig, B. Mahr: "Fundamentals of Algebraic Specification, Part 1," Springer Verlag, Berlin, 1985.

## **Thank You**